Abstract-A simplified and integrated technique has been proposed to form an oxide/nitride storage dielectric in a single-furnace process by low-pressure oxidation and nitride film deposition with an extra N 2 O treatment for the trench dynamic random access memory (DRAM). Compared to the conventional nitride/oxide dielectric, this newly developed dielectric enjoys cellcapacitance-enhancement factor as high as 12.5% without degrading the leakage current and electron-trapping property. From the reliability test, the qualification for the DRAM application is also proven by the dielectric lifetime longer than 10-years. Most importantly, this technique can reduce the production cycle time without an additional equipment investment, which is essential in the cost-competitive DRAM arena.
Oxide-Nitride Storage Dielectric Formation in a
Single-Furnace Process for Trench DRAM
I. INTRODUCTION
A S THE dynamic random access memories (DRAMs) gear toward the sub-110-nm regime, it becomes difficult to maintain the required data-retention time because of the increased junction leakage resulting from a high substrate doping and the insufficient cell capacitance originating from the ever smaller area for the cell-capacitor construction. To address the latter problem, the introduction of the high-k dielectric materials such as the Al 2 O 3 [1] , HfSiO [2] , HfAlO x [3] , and HfO 2 /Ta 2 O 5 stack [4] , along with the hemispherical-silicongrain (HSG) structure is an ineluctable trend. Nevertheless, the aforementioned avenues offer opportunities to boost the cell capacitance for the upcoming generations; unfortunately, it is not true for the 8-in fab since most of the DRAM chipmakers concentrate the advanced-equipment investment on the 12-in fab. Thus, it is indispensable to investigate the extensibility of the existent nitride/oxide (NO) storage dielectric to allow more flexibility in the production allocation between the commodity DRAM and the niche-market products for the 8-in fab. In our previous work, cell capacitance of a conventional NO storage dielectric can be enhanced by an additional low-pressure NH 3 treatment and N 2 O reoxidation [5] for the trench DRAM. However, the augmented capacitance comes at the expense of an extra process. This imperfection was then solved by an in situ N 2 O wet oxidation and postoxidation treatment [6] . Although the raised cell capacitance was achieved without an additional process, it is still essential to explore the possibility to further simplify the process to lower the cost. In this letter, the integrated process for the ON (oxide/nitride) storage dielectric in a single-furnace step is proposed. Compared to the original NO storage dielectric, a greatly improved cell performance can be observed with a reduced production cycle time.
II. EXPERIMENT
Trench capacitors employed for electrical characterization were silicon-insulator-silicon (SIS) structure with a highly Asdoped poly Si and a buried plate acting as the top and bottom electrodes, respectively. Different storage dielectrics were formed in the 140-nm ground rule capacitors to assess the impact on cell performance. In addition to the traditional NO dielectric [5] , [6] which was used as the control sample, other two dielectrics were also grown for comparison. The dielectric denoted as N2ONO was fabricated by the in situ N 2 O wet oxidation and postoxidation treatment of the thin nitride film of the control NO sample [6] . The other dielectric, which is denoted as ON, was formed by a thin oxide growth followed by nitride deposition, both in the same low-pressure-chemicalvapor-deposition (LPCVD) furnace process. The oxide film was grown in oxygen ambient and subsequent N 2 O treatment at 950
• C in a low-pressure condition. The advantage of a lowpressure oxidation lies in its relatively low oxidation rate, which benefits the thickness and uniformity control [7] . The purpose of N 2 O treatment is to moderately enhance the dielectric constant by incorporating nitrogen and to improve the Si/SiO 2 interfacial density and fixed oxide charge. The thin nitride film was then deposited by the same process condition as the other dielectrics. Note that the thickness of As-deposited nitride was the same for the control NO and N2ONO dielectrics, while that of the ON dielectric was fine tuned to be nearly the same as the remaining nitride thickness after the oxidation of the N2ONO dielectric. To convert the As-deposited nitride film to be more stoichiometric and suppress the number of hydrogen concentration, a 950-
• C low-pressure NH 3 nitridation along with N 2 O treatment was subsequently employed for the ON dielectric [8] , [9] . The oxide thickness of the control NO, N2ONO, and ON dielectric after process was, respectively, 1.66, 1.38, and 1.40 nm, which are confirmed by the transmission electron microscope. The purpose of the elaborately adjusted thickness of the oxide and nitride for the ON dielectric was to have nearly identical thickness with those of the N2ONO dielectric, to study the impact of the oxide and nitride growth sequences on the electrical characteristics. To render the electron tunneling from the oxide side that causes a worse reliability performance [10] , different voltage polarity was applied to each dielectric for electrical characterization.
III. RESULTS AND DISCUSSION
Besides data-retention consideration, high cell capacitance is also essential for the read operation since it determines the signal developed for final sense. The cell capacitance comparison for the different storage dielectrics is demonstrated in Fig. 1 . N2ONO and ON dielectric, respectively, enjoys 12.8% and 12.5% cell capacitance enhancement compared to the control NO. For the ON dielectric, the slightly lower capacitance than that of the N2ONO-dielectric capacitance can be ascribed to a thicker oxide film and little oxidation of the nitride film. The minute oxidation of the nitride film is expected because of the low-pressure N2O treatment and the more stoichiometric structure that resists oxidation. The conspicuous cell capacitance enhancement of the ON dielectric over the control NO is mainly due to the thinner oxide thickness and partly due to the moderately increased dielectric constant of the oxide film from the N 2 O treatment. Apart from the cell capacitance requirement, the tunneling leakage current through the dielectric is another major indicator for the storage dielectric [5] . Fig. 2 reveals the leakage current at 1 V for the control NO, N2ONO, and ON dielectrics, and all meet the requirement of the industry specification, which is less than 1 fA/cell. Nevertheless, the physical thickness of the ON dielectric was thinner than the control NO, the leakage current of the ON dielectric almost makes no difference, and this result can be attributed to the strengthening of the oxide by reducing the amount of the distorted bonds through the nitrogen incorporation [11] and to the improved nitride quality due to a low-pressure N 2 O treatment, which is more efficient in reducing the H-related species than the one-atmosphere O 2 oxidation used in the control NO [12] . Another possible explanation for the suppressed leakage current of the ON dielectric is the lessened nonuniform filamentary current at the oxide/bottom electrode (Si buried plate) interface than that of the control NO, which emanated from atomically rough oxide/top electrode (poly-Si) interface [13] . The comparable leakage current for the ON and N2ONO dielectrics indicates that the inverse growth sequence of the oxide and nitride is a potential candidate as the DRAM storage dielectric. In fact, the storage dielectric was evolved from the initial ONO (oxide/nitride/oxide) to the current NO due to the required thinner equivalent oxide thickness to maintain the cell capacitance [14] , with a low-pressure oxidation and appropriate treatment to enhance the nitride quality, the reliable ON structure becomes possible. Since there existed a 0.26-nm physical-oxide-thickness difference between the NO and the ON dielectric, the cell capacitance of the NO dielectric will be necessarily augmented by reducing the oxide thickness to the same level with that of the ON dielectric. However, the cell capacitance will not be enhanced as high as that of the ON dielectric because no nitrogen was incorporated. Additionally, pure thickness reduction would result in a prohibitively high leakage current that makes the NO dielectric unsuitable for the storage dielectric. The inset in Fig. 2 presents the capacitance enhancement factor versus the leakage current at 1 V for the different dielectrics, and the result shows the ameliorated capacitance can be achieved without compromising the leakage performance of the ON and N2ONO dielectrics.
Electron-trapping property of the dielectric is also important because it would influence the reliability performance [5] , [12] , [15] and it was studied by the change in the top electrode voltage for a specific current density (0.1 mA/cm 2 ) after 0.55 C/cm 2 charge injected during stress [5] . Fig. 3 manifests the result, and the negligible voltage difference among them certifies the comparable electron-trapping level of the ON dielectric with the other dielectrics, although NH 3 was employed in the process. Good electron-trapping property of this nitride-last process is attributed to the additional N 2 O treatment that drastically reduces the hydrogen-related species [12] , [15] .
The eligibility of the ON dielectric was further affirmed by the reliability test. Fig. 4 displays the time dependent dielectric breakdown (TDDB) performance measured at 4.8, • C for the control NO and ON dielectrics. The better timeto-breakdown of the ON dielectric resulted from the reinforced oxide and nitride film quality by the N 2 O treatment. To predict the reliability of the 256-Mb arrays, the Poisson model was employed as the worse-case assumption for the area projection. For the normal operation in a 140-nm-based 256M DRAM, a 0.8 V is applied between the two electrodes, and the intrinsic breakdown is well beyond a 10-year lifetime target.
IV. CONCLUSION
A new approach to form the ON storage dielectric in a singlefurnace process for the trench DRAM has been proposed. This simplified and integrated process can be achieved by a lowpressure oxidation and a nitride deposition with an additional N 2 O treatment. Compared with the control NO dielectric, besides a prominent cell capacitance improvement by 12.5%, the ON dielectric possesses within-specification leakagecurrent requirement along with a good electron-trapping property. The extrapolated dielectric lifetime longer than 10-years, under normal operation condition, testifies its qualified reliability. The attractive point of this technique not only lies in the extensibility of the incumbent ON-based dielectric but also in the further reduced production cycle time without a new-equipment investment, which is of paramount importance in the cost-oriented DRAM market.
